多通道数字下变频技术是数字阵列接收机的核心技术，但现有实现方案占用资源较多。针对这个问题，本文研究了一种改进的多通道数字下变频技术。引入1 bit量化技术，将正交的正弦波信号量化为对应的方波信号，方波信号只有2个电平，包含了正弦波信号的所有信息。数控振荡器中的查找表可使用一个异或门和一个非门电路取代，混频电路中的2个乘法器可使用2个数据选择器取代，因而简化了多通道数字下变频电路和数字Costas环路设计。使用ISE软件设计了具体的FPGA实现电路，使用ModelSim软件和MatLab软件进行了仿真分析。理论分析和仿真结果表明，与传统方法相比，本文方法在同一片FPGA芯片上可以实现的最大数字下变频通道数可提高40%以上，而系统性能和处理速度保持不变。
Abstract
Multi-channel digital down conversion is the key technology of digital array receiver. However present solutions occupy relatively more resources, so this paper puts forward an optimized method. One bit quantization is introduced, which is used to quantize the orthogonal sine signals of NCO and convert them to square waves. The square waves only have two electrical levels, and include all the signals of sine waves. So the numerical controlled oscillator is simplified by a XOR gate and a NOT gate and also the mix circuits are implemented with two multipliers replaced by two multiplexers, so as to simplify the multi-channel digital down conversion circuits and digital Costas loog design. The FPGA implementation circuit is designed by ISE software, and simulation analysis is also carriedout by MatLab and ModelSim software. Compared with conventional methods, the number of digital down conversion channels to be implemented in the same FPGA chip can be improved by more than 40% with the system performance and the operating speed not affected.
关键词
通信技术 /
1 bit量化 /
数字下变频 /
科斯塔斯环 /
数字阵列接收机
{{custom_keyword}} /
Key words
communication technology /
one bit quantization /
digital down conversion /
Costas loop /
digital array receiver
{{custom_keyword}} /
基金
重庆市科技攻关计划项目(CSTC2008BC2001)； 重庆大学高层次人才科研启动基金项目(0903005104724)； 中央高校基本科研业务费项目(CDJZR10160012)
{{custom_fund}}
{{custom_sec.title}}
{{custom_sec.title}}
{{custom_sec.content}}
参考文献
［1］ 吴曼青. 数字阵列雷达的发展与构想[J]. 雷达科学与技术,2008, 6(6):401-405.
WU Man-qing. Development and future design of digital array radar[J]. Radar Science and Technology, 2008,6(6):401-405. (in Chinese)
[2] SjstrmU,Karlsson M,HrlinM. Design and implementation of a digital down converter chip[C]∥ Proceedings of European Signal Processing Conference EUSIPCO’96. Trieste, 1996: 284-287.
[3] MaheshR,Vinod A P,LaiE M K, et al. Filter bank channelizers for multi-standard software defined radio receivers[J].Journal of Signal Processing Systems for Signal, Image and Video Technology. Springer, Article in Press: DOI 10.1007/s11265-008-0327-y.
[4] FeitengLuo, Weidong Chen. An economical TDM design of multichannel digital down converter[C]∥Proceedings of ICSP2008. 2008:498-501.
[5] PaulFielding Smith, Hills,Tex., Alan P. Rottinghasus, et al. Multi-channel digital transceiver and method [P]. American,5812605, 1998.
[6] JohnPatrick Farrell. Digital hardware design decisions and trade-offs for software radio systems [D].Blacksburg: Virginia Polytechnic Institute and State University, 2009: 51-53.
[7] JouShyh-jye, Wu Shou-yang, Wang Chorng-kuang. Low-power multirate architecture for if digital frequency down converter [J].IEEE Transactions on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing,1998,45(11):1487-1494.
[8] MichaelLhning, Tim Hentschel, Gerhard Fettweis. Digital down conversion in software radio terminals
[C]∥Proceedings of the 10th European Signal Processing Conference.Tampere, 2000: 1517-1520.
[9] Graychiplnc.GC4016-Muti-standard quad DDC chip data sheet[Z]. Graychip Inc, 2009.
[10] Intersil lnc. ISL5416 Four-channel wideband programmable down converter [Z]. Intersil Inc., 2003.
[11] AnalogDevices lnc. AD6654 14-Bit, 92.16 MSPS, 4-/6-channel wideband IF to baseband receiver [Z].Analog Devices Inc.,2005.
[12] SimonUnderhay. 使用一个FPGA 便可实现的64通道下变频器[J].电子设计应用, 2006,(9):98-100.
Simon Underhay. Down convert 64 channels using just one FPGA [J]. Electronic Design & Application,2006, (9):98-100. (in Chinese)
[13] InnovativeIntegration Inc. IP-DDC128 128 channel digital downconversion core for FPGA[Z]. Innovative Integration Inc, 2007.
[14] 黄振,杨士中,陆建华.直扩系统中数字匹配滤波器的设计仿真[J].电讯技术, 2002,(2):8-13.
HUANG Zheng, YANG Shi-zhong, LU Jian-hua. Simulation for designing DMF of DSSS［J］. Telecommunication Engineering，2002,(2):8-13. (in Chinese)
[15] 高原，林海都,高强. 基于FPGA的全数字Costas环的设计与实现[J].电子技术应用，2007,(10):34-36.
GAO Yuan, LIN Hai-du, GAO Qiang.Design and implementation of costas loop based on FPGA［J］. Application of Electronic Technique,2007,(10):34-36. (in Chinese)
{{custom_fnGroup.title_cn}}
脚注
{{custom_fn.content}}
